Verific’s Parser Platform License Secured by Empyrean

World News: . []

ALAMEDA, Calif., June 13, 2018 (GLOBE NEWSWIRE) -- today announced , provider of fast and physically aware, design closure and optimization solutions for systems on chip (SoCs), licensed its Parser Platform to function as the front end to Qualib, library quality inspection software.

“Verific is a company providing exceptional value,” says Lifeng Wu, Empyrean’s senior vice president. “Our development group is pleased with the quality and completeness of its product and comprehensive APIs. As a result, the integration between Qualib and Verific’s parser and elaborator was straightforward.”

Empyrean’s Qualib is a comprehensive platform to qualify libraries or intellectual property (IP) early in the design cycle when correcting errors is less costly than during final verification. With advanced features for analysis, debugging, cross-reference and reports generation, Qualib is used by design groups to inspect the consistency of third-party libraries and IP or library and IP creators for regular inspections. It supports multiple formats including Library Exchange Format (LEF), Graphic Database System (GDS), Timing Library Format (TLF), CADKey CADL Language (CDL) and Verilog netlists.

“Qualib is a great tool for implementing a ‘shift-left’ methodology,” remarks Michiel Ligthart, Verific’s president and chief operating officer. “Moving verification and library qualification earlier in the design flow is an ideal way to shave costs and reduce time to tape out. Verific is pleased to be part of this effort.”

Verific’s SystemVerilog, VHDL and universal power format (UPF) Parser Platforms are in production and development flows at semiconductor companies worldwide, from emerging companies to established Fortune 500 vendors. Applications range from analysis, simulation, formal verification and synthesis to emulation and virtual prototyping, in-circuit debug and design for test. Verific distributes its Parser Platforms as C++ source code and compiles on all 32- and 64-bit Unix, Linux, Mac OS and Windows operating systems.

Founded in 2009, is an Electronic Design Automation (EDA) and intellectual property (IP) technology leader delivering fast and true physically aware, design closure and optimization solutions for timing, clock and power of systems on chip (SoCs). The company offers a high-performance accurate circuit simulator and is an analog IP and fast Serdes IP provider. For details, go to:

For more information, contact:Nanette CollinsPublic Relations for Verific (617) 437-1822


More news and information about Verific Design Automation

Published By:

Globe Newswire: 17:54 GMT Wednesday 13th June 2018

Published: .

Search for other references to "verific" on SPi News

Previous StoryNext Story

SPi News is published by Sector Publishing Intelligence Ltd.
© Sector Publishing Intelligence Ltd 2018. [Admin Only]
Sector Publishing Intelligence Ltd.
Ground Floor Offices, Little Keep Gate, Barrack Road, Dorchester, Dorset DT1 1AH
Registered in England and Wales number 0751938.
Privacy Policy | Terms and Conditions | Contact Us

Advertising on SPi News: Information For Advertisers